“A Novel Damage-Free High-k Etch Technique Using Neutral Beam Assisted Atomic Layer Etching (NBALE) for sub-32nm Technology Node Low Power Metal Gate/High-K Dielectric CMOSFETs”, Proc. of Int. Elect. Dev. Meeting, 2009

Download

“Dipole Model Explaining High-k/Metal Gate Threshold Voltage Tuning”,Electrochem. Soc. Transaction, 19(1), p.269, 2009. (Invited)

Download

“The Impact of La-Doping on the Reliability of Low Vth High-k/Metal Gate nMOSFETs Under Various Gate Stress Conditions”, Proc. of Int. Electron Device Meeting, p.115, 2008.

Download