“Band-Engineered Low PMOS VT with High-K/Metal Gates Featured in a Dual Channel CMOS Integration Scheme,” Proc. of Symp. on VLSI Tech., p.154, 2007

Download