글

“Dipole Model Explaining High-k/Metal Gate Threshold Voltage Tuning”,Electrochem. Soc. Transaction, 19(1), p.269, 2009. (Invited)

/카테고리: /작성자:

Download

“Device and Reliability Improvement of HfSiON+LaOx/Metal Gate Stacks for 22nm Node Application”, Proc. of Int. Electron Device Meeting, p.45, 2008.

/카테고리: /작성자:

Download

“The Effects Of Ge Composition And Si Cap Thickness On Hot Carrier Reliability Of Si/Si1-XGex/Si P-MOSFETS With High-K/Metal Gate”, Proc. Of Symp. On VLSI Technology, p.56, 2008

/카테고리: /작성자:

“Mechanisms Limiting EOT Scaling and Gate Leakage Currents of High-k/Metal Gate Stacks Directly on SiGe and a Method to Enable Sub-1nm EOT”, Proc. Of Symp. On VLSI Technology, p.92, 2008.

/카테고리: /작성자:

Download