“Triple layer hard mask for gate patterning to fabricate scaled transistor,” US patent No.6800530, 2004