“Towards Three-Dimensional Integration of Two-Dimensional Active Logic Circuits using Low Temperature Multilayer Stacking of GFETs,” Proc. of Silicon Nanoworkshop, (2014).

Download