“Thermally Stable N-Metal Gate MOSFETs Using La-Incorporated HfSiO Dielectric”, Proc. of Symp. on VLSI Tech., p.16, 2006.

/카테고리: /작성자:

Download

다음의 항목 또한 추천합니다.
"A Novel Damage-Free High-k Etch Technique Using Neutral Beam Assisted Atomic Layer Etching (NBALE) for sub-32nm Technology…
"Dipole Model Explaining High-k/Metal Gate Threshold Voltage Tuning",Electrochem. Soc. Transaction, 19(1), p.269, 2009. (Invited)
"Device and Reliability Improvement of HfSiON+LaOx/Metal Gate Stacks for 22nm Node Application", Proc. of Int. Electron Device…
“Gate stack technology for nano-scale CMOS devices,”, Int. MRS, Chongging, China, 2008. (Invited)
“Gate stack technology for nano-scale CMOS devices,”, IWDTF, Tokyo. Japan, 2008. (Invited)
“Mechanisms of Oxygen and Hydrogen Passivation using High Pressure Post-annealing Processes to Enhance the Performance of MOSFETs…