“Strategy to scale Gate stack technology for sub-30nm MOSFETs,” Workshop on gate stack and contact technology for sub-30nm transistor, Monterey, 2006. (Invited)