“Gate stack technology for nano-scale CMOS devices,”, IWDTF, Tokyo. Japan, 2008. (Invited)