“Detection of Trap Generation in High-k Gate Stacks by Constant Voltage Stress due to constant voltage stress”, Proc. of VLSI-TSA, 2006.