“Assessment of Process-Induced Damage in High-κ Transistors”, Proc. of ICICDT, p.1, 2006.

/카테고리: /작성자:
다음의 항목 또한 추천합니다.
“Method for measuring capacitance”, U.S. patentNo. 6828630, 2009.06.16
“Forming gate oxide having multiple thickness,” U.S. patent No. 7,160,771, 2007.
“CMOS device on ultrathin SOI with a deposited raised source/drain, and a method of manufacture ,” US…
” Comprehensive Study for RF Interference Limited 3D TSV Optimization”, Proc. of VLSI-TSA , April, 2013
“Sub-10nm1T-1R Cell Design using HfOx based ReRAM Cell”, Proc. of VLSI-TSA, April, 2013.
“Capacitance-voltage measurement of leaky Al2O3 MIM capacitor using Time Domain Reflectometry (TDR) ," Korea Semiconductor Conference (KSC),…