“Enhanced Process-Induced Strain using Metal Gate/High-k Dielectric Stack on Nano-scale CMOSFET”, Solid State Technology, September, 2007.