“Effects of Gate Edge Profile On Off-state Leakage Suppression in Metal Gate/High-k Dielectric Metal-Oxide-Semiconductor Field Effect Transistors”, Appl. Phys. Lett., 90, 183501, 2007.

/카테고리: /작성자:

Download

다음의 항목 또한 추천합니다.
“Method for measuring capacitance”, U.S. patentNo. 6828630, 2009.06.16
” Comprehensive Study for RF Interference Limited 3D TSV Optimization”, Proc. of VLSI-TSA , April, 2013
“Sub-10nm1T-1R Cell Design using HfOx based ReRAM Cell”, Proc. of VLSI-TSA, April, 2013.
"A Novel Damage-Free High-k Etch Technique Using Neutral Beam Assisted Atomic Layer Etching (NBALE) for sub-32nm Technology…
“Dielectric Breakdown characteristics of stacked high-k dielectrics”, ECS, San Francisco, May, 2009. , Electrochem. Soc. Transaction, 19(2),…
"Device and Reliability Improvement of HfSiON+LaOx/Metal Gate Stacks for 22nm Node Application", Proc. of Int. Electron Device…